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Parallel Subconvolution
Filtering Architectures
These architectures are based on
methods of vector processing and the
discrete-Fourier-transform/inverse-dis-
crete-Fourier-transform (DFT-IDFT)
overlap-and-save method, combined
with time-block separation of digital fil-
ters into frequency-domain subfilters
implemented by use of sub-convolu-
tions. The parallel-processing method
implemented in these architectures en-
ables the use of relatively small DFT-
IDFT pairs, while filter tap lengths are
theoretically unlimited. The size of a
DFT-IDFT pair is determined by the de-
sired reduction in processing rate,
rather than on the order of the filter
that one seeks to implement. A report
presents additional information on the
parallel, discrete-time, sub-convolution
filtering architectures that lie at the
heart of the innovation described in
“Modular, Parallel, Efficient Pulse-
Shaping Filters” (NPO-30186) else-
where in this issue of NASA Tech
Briefs. The emphasis in the report is on
those aspects of the underlying theory
and design rules that promote compu-
tational efficiency, parallel processing
at reduced data rates, and simplifica-
tion of the designs of very-large-scale
integrated (VLSI) circuits needed to
implement high-order filters and cor-
relators.
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TSP (see page 1).
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